

## PATENT APPLICATION TRANSMITTAL LETTER

Docket Number  
ATMI-272

A

TO THE COMMISSIONER OF PATENTS AND TRADEMARKS:

Transmitted herewith for filing is the patent application of: Peter C. Van Buskirk, Frank DiMeo, Jr.,  
Peter S. Kirlin, and Thomas H. BaumFor: "ISOTROPIC DRY CLEANING PROCESS FOR NOBLE METAL INTEGRATED CIRCUIT  
STRUCTURES"

Enclosed are:

- ☐ ☒ 3 sheet(s) of drawing(s).
- ☐ Assignment of the invention to Advanced Technology Materials, Inc.
- ☐ A certified copy of a \_\_\_\_\_ application.
- ☐ Declaration and power of attorney.
- ☐ Specification, claims, and abstract.
- ☐ A verified statement to establish small entity status under 37 CFR 1.9 and 37 CFR 1.27.

## CLAIMS AS FILED:

	Column 1	Column 2	Small Entity	Other Than a Small Entity
FOR:	NO. FILED	NO. EXTRA	RATE	FEE
BASIC FEE				\$395.00
TOTAL CLAIMS	51 - 20 =	31	0 x \$11 =	\$341.00
INDEP. CLAIMS	2 - 3 =	0	0 x \$40 =	
<input type="checkbox"/> MULTIPLE DEPENDENT CLAIM PRESENTED			+ \$130 =	
* If the difference in Column 1 is less than zero, Enter "0" in Column 2.			Total	\$736.00
Fee for recording the assignment				\$40.00
=			Amount of check	\$776.00

- ☐ A check is enclosed in the amount of \$776.00 to cover the filing fee and the fees for recording the assignments.
- ☐ The Commissioner is hereby authorized to charge and credit any deficiency or excess to Deposit Account No. 08-3284. A duplicate copy of this sheet is enclosed.

"Express Mail" mailing label number: EM469236449USDate of Deposit: June 8, 1998

I hereby certify that this new patent application with filing fee is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above and is addressed to BOX PATENT APPLICATION, Assistant Commissioner for Patents, Washington, DC 20231.

Melissa J. Morse

(Typed or printed name of person mailing paper or fee)

(Signature of person mailing paper or fee)

6/8/98  
DateOliver A. Zitzmann  
Registration Number 38,691

**UNITED STATES PATENT APPLICATION**

**OF**

**PETER C.VAN BUSKIRK**

**FRANK DIMEO, JR.**

**PETER S. KIRLIN**

**THOMAS H. BAUM**

**FOR**

**ISOTROPIC DRY CLEANING PROCESS FOR NOBLE METAL  
INTEGRATED CIRCUIT STRUCTURES**

## **GOVERNMENT RIGHTS IN INVENTION**

Some aspects of this invention were made in the performance of U.S. Government Contract No. DAA HOI 96-C-RD35, "BaSrTiO<sub>3</sub> Etching for Advanced Microelectronic Devices." The U.S. Government has certain rights in the invention hereof.

## **BACKGROUND OF THE INVENTION**

### **Field of the Invention**

The present invention relates to an isotropic dry cleaning process for noble metal integrated circuit structures.

### **Description of the Related Art**

Thin films of noble metals (Pt, Pd, Ir, Rh) have become technologically important in integrated circuits (ICs) as electrodes for ferroelectric and high  $\epsilon$  thin films in FeRAMs, DRAMs, RF and microwave MMICs, pyroelectric IR focal plane detector arrays, etc.

The absence of viable dry etching techniques for submicron patterning of these electrodes is a chronic problem that has threatened to retard or even prevent widespread use of these materials. The present dry-etching approaches utilize plasmas for reactive ion etching (RIE), are chlorine-based, and result in significant residue being left on the microelectronic device structure after the etch process has been completed.

Depending on the type of structure that is being formed by the patterning step, this post-etch residue may result in short circuiting, undesired topography or other deficiencies in the operation of the circuit element in subsequent use of the product microelectronic device. Prevention of the formation of such residues may be achieved in some instances by manipulating the reactive ion etching (RIE) process parameters, but such process manipulation results in undesirable sidewall slopes in the microelectronic device structure that effectively prevent useful submicron capacitors from being fabricated.

Alternatively, the residue resulting from RIE can be removed by wet rinsing techniques, after the etch process has been completed. Wet rinsing techniques are however generally unsatisfactory, because a significant fraction of the residue may be transported in suspension in the rinse media, allowing a small fraction of the residue solids to redeposit on the wafer, and thereby reducing device yield.

Further, in some microelectronic device structure geometries, the residue may not be removed using wet rinsing methods.

Another drawback of wet rinsing methods is the need for a separate process tool to implement the wet rinsing clean-up, which adds to the capital equipment and operating costs of the process system.

It would therefore be a significant advance in the art of integrated circuit device fabrication, in which noble metal films are formed on the device substrate as electrodes

or other structural components of the device, to provide an effective cleaning process for removing unwanted residues on the integrated circuit structure after etching or other process fabrication steps.

## **SUMMARY OF THE INVENTION**

The present invention relates to a method for removing noble metal residue from a microelectronic device structure during the fabrication thereof, by contacting the microelectronic device structure with a gas-phase reactive halide composition, e.g.,  $\text{XeF}_2$ ,  $\text{SF}_6$ ,  $\text{Si}_2\text{F}_6$ ,  $\text{SiF}_4$ , or  $\text{SiF}_2$  and /or  $\text{SiF}_3$  radicals, for sufficient time and under sufficient conditions to at least partially remove the noble metal residue.

Such "dry clean" method of the invention effects an isotropic dry etching of the noble metal residue for removal thereof. The isotropic dry etching is carried out under low-pressure exposure of the noble metal residue to the reactive halide gas.

The reactive halide may comprise any suitable halide substituent, e.g., fluorine, bromine, chlorine, or iodine, with fluorine generally being most preferred. The reactive halide agent may itself comprise the reaction product of an initial reaction, such as the reaction of  $\text{XeF}_2$  with silicon to form  $\text{SiF}_2$  and/or  $\text{SiF}_3$  radicals as the reactive halide agent. In this manner  $\text{SF}_6$ ,  $\text{SiF}_4$  or  $\text{Si}_2\text{F}_6$  may be used with an activation source (ion beam, electron beam, ultra violet or laser) to produce the reactive radical species.

The invention contemplates two main cleaning techniques for using the reactive halide gas as an isotropic noble metal etch agent to remove residual noble metal deposits from the microelectronic device structure.

The first technique is a batch contacting method wherein a chamber containing the microelectronic device structure is evacuated and backfilled with the reactive halide gas or a mixture of the reactive halide gas and other gas(es), either inert or reactive. After the reactive halide is allowed to react for a predetermined amount of time, the chamber is evacuated and backfilled again with fresh cleaning gas. The evacuation pressure can be less than or equal to 50 mTorr. The backfill pressure can be from about 50 mTorr to about 2 Torr, the exposure time can be from about 10 seconds to about 10 min, and the number of exposure cycles is not limited, but will depend on the amount of material to be removed.

The second technique using the reactive halide gas as an isotropic etch agent is a continuous gas flow method. In this technique, a steady state flow of the reactive halide gas, e.g.,  $\text{XeF}_2$ ,  $\text{SF}_6$ ,  $\text{Si}_2\text{F}_6$  or  $\text{SiF}_4$ , is introduced to the chamber containing the microelectronic device structure to be cleaned. Either pure reactive halide gas or a mixture of the reactive halide and other gas(es), either inert or reactive, may be used. The partial pressure of the reactive halide gas can be from about 50 mTorr to about 2 Torr and total flow rate of the reactive halide gas can be from about 1 standard cubic centimeter per minute (sccm) to about 10 standard liters per minute (slm).

In either case of batch or continuous operation, the microelectronic device structure to be cleaned may be held at temperatures in the range of from about  $-50^{\circ}\text{C}$  to about  $200^{\circ}\text{C}$ .

In the foregoing methodology, the reactive halide gas may for example comprise a  $\text{XeF}_2$  vapor. Such vapor may be obtained from the sublimation of  $\text{XeF}_2$  solid crystals.  $\text{XeF}_2$  will sublime at room temperature, but may be heated to increase the rate of sublimation.

Additionally, the  $\text{XeF}_2$  may first be reacted with elemental silicon, and the resultant reaction product used as the etching gas. It is known that  $\text{XeF}_2$  etches silicon to produce  $\text{SiF}_4$ ,  $\text{Si}_2\text{F}_6$  and  $\text{SiF}_2$  and  $\text{SiF}_3$  radicals.

The reactive halide composition may also be produced in an upstream plasma, e.g.,  $\text{SiF}_2$  and  $\text{SiF}_3$  radicals may be formed by passing  $\text{SiF}_4$  gas through a remote plasma.

The method of the invention is usefully employed for removal of noble metal residues comprising Ir, Rh, Pd and/or Pt, and may be utilized for cleaning hybrid electrodes comprising alloys or combinations of such metals, as well as alloys or combinations of one or more of such metals with other (non-noble) metals.

Other aspects, features and embodiments of the invention will be more fully apparent from the ensuing disclosure and appended claims.

## **BRIEF DESCRIPTION OF THE DRAWINGS**

Figure 1 is a process flow of a fabrication sequence embodying the method of the present invention, in one aspect thereof.

Figure 2 is a schematic representation of a process flow of an alternative method embodiment of the invention.

Figure 3 is a schematic representation of a process flow for yet another method embodiment of the present invention.

## **DETAILED DESCRIPTION OF THE INVENTION AND PREFERRED EMBODIMENTS THEREOF**

The disclosure of U.S. Patent Application 08/966,796 filed November 10, 1997 in the names of Thomas H. Baum and Frank DiMeo, Jr. for "METHOD FOR ETCH FABRICATION OF IRIDIUM-BASED ELECTRODE STRUCTURES," is incorporated herein by reference in its entirety.

In accordance with the method of the present invention, noble metal residue is removed from a microelectronic device structure including same, by contacting the microelectronic device structure with a gas-phase reactive halide composition, e.g.,  $\text{XeF}_2$ ,



SF<sub>6</sub>, SiF<sub>4</sub>, Si<sub>2</sub>F<sub>6</sub>, or SiF<sub>3</sub> and/or SiF<sub>2</sub> radicals for sufficient time and under sufficient conditions to at least partially remove the noble metal residue.

The method of the invention may be advantageously used to remove residue from a microelectronic device structure, subsequent to reactive ion etching of noble metal electrode films thereon, for patterning of the electrode in the fabrication of the microelectronic device, and/or following chemical mechanical polishing (CMP) of the electrode or a precursor structure therefor.

As used herein, the term "microelectronic device structure" refers to a microelectronic device or a processing step towards the formation of a structure for the microelectronic device that must be subjected to subsequent processing or treatment steps in order to fabricate the final product device.

The method of the present invention obviates the deficiencies of the prior art wet rinsing techniques that have been used to remove residues when noble metal structures are formed on the surface of a microelectronic substrate, device or precursor article.

The isotropic dry etch method of the present invention may be practiced with reactive halogenated compounds such as XeF<sub>2</sub> and/or other halide compositions as agents for removing extraneous noble metal residues that are present on the microelectronic device structure subsequent to forming noble metal electrodes or other integrated circuit components thereon, and reactive ion etching (RIE) and/or chemical mechanical

polishing (CMP) thereof. Alternatively, the removal agent for the noble metal residue may comprise a halogenated radical species such as  $\text{SiF}_2$  or  $\text{SiF}_3$  radicals, formed by prior reaction as hereinafter more fully disclosed.

As used herein, the term “noble metal” means a metal of the platinum group, viz., platinum, palladium, iridium or rhodium, as well as alloys and combinations including one or more of such metals, e.g., with other non-noble metal(s).

The invention contemplates two main cleaning techniques for using the reactive halide gas as an isotropic noble metal etch agent to remove residual noble metal deposits from the microelectronic device structure.

The first technique is a batch contacting method wherein a chamber containing the microelectronic device structure is evacuated and backfilled with the reactive halide gas or a mixture of the reactive halide gas and other gas(es), either inert or reactive. After the reactive halide is allowed to react for a predetermined amount of time, the chamber is evacuated and backfilled again with fresh cleaning gas. The evacuation pressure can be less than or equal to 50 mTorr. The backfill pressure can be from about 50 mTorr to about 2 Torr, the exposure time can be from about 10 seconds to about 10 min, and the number of exposure cycles is not limited, but will depend on the amount of material to be removed.

The second technique using the reactive halide gas as an isotropic etch agent is a continuous gas flow method. In this technique, a steady state flow of the reactive halide gas, e.g.,  $\text{XeF}_2$ ,  $\text{SF}_6$ ,  $\text{Si}_2\text{F}_6$  or  $\text{SiF}_4$ , is introduced to the chamber containing the microelectronic device structure to be cleaned. Either pure reactive halide gas or a mixture of the reactive halide and other gas(es), either inert or reactive, may be used. The partial pressure of the reactive halide gas can be from about 50 mTorr to about 2 Torr and total flow rate of the reactive halide gas can be from about 1 standard cubic centimeter per minute (sccm) to about 10 standard liters per minute (slm).

In either case of batch or continuous operation, the microelectronic device structure to be cleaned may be held at temperatures in the range of from about  $-50^\circ\text{C}$  to about  $200^\circ\text{C}$ .

The dry clean process of the present invention may be carried out at any suitable process condition, including ambient temperature, low temperature and elevated temperature regimes, as well as varying pressure regimes. For example, the cleaning process may be carried out at room temperature conditions involving the sublimation of  $\text{XeF}_2$  to generate an active cleaning agent.  $\text{XeF}_2$  may also be first reacted with another compound, such as silicon, to generate an active cleaning agent comprising  $\text{SiF}_2$  or  $\text{SiF}_3$  radicals.

The time and contacting conditions for the reactive halide etch process may be readily determined by those of ordinary skill in the art. The nature and extent of the etching of the deposited noble metal-based material may be empirically determined while varying the time and/or contacting conditions (such as temperature, pressure, concentration and

partial pressure) of the etching agent to identify the process conditions producing a desired etching result.

In the dry clean of the noble metal residue to etchingly remove same from the microelectronic device structure, the etch rates of the cleaning agent can optionally be enhanced through the use of Lewis-based adducts or electron back-bonding species, e.g., carbon monoxide, trifluorophosphine, trialkylphosphines, etc. These cleaning enhancement agents accelerate the rate of etching by enhancing the volatility of the etch by-products and noble metal (halide)<sub>x</sub> species or noble metal (halide radical)<sub>x</sub> species.

For example, in the case of iridium and/or iridium oxide as the noble metal on the substrate, the step of contacting the iridium-based material with a cleaning gas including the xenon halide etching reagent may be carried out with a cleaning enhancement agent such as carbon monoxide to assist in the volatilization and removal of Ir(X)<sub>1-6</sub> (where X = halide) species from the iridium-based material on the substrate. Where X = chlorine, bromine, fluorine or iodine in the presence of CO serves to enhance the reactant volatility through the formation of (CO)<sub>y</sub>Ir(X)<sub>1-6</sub>. These enhancement agents can be used advantageously for etching Ir in halogen-based plasmas, ion beams and in hybrid etching schemes. Corresponding use of CO or other platinum metal hexafluorides may be utilized to remove other platinum metal residues on semiconductor device structures.

In another example, in the case of iridium and/or iridium oxide as the noble metal on the substrate, the step of contacting the iridium-based material with a cleaning gas including

the xenon halide etching reagent may be carried out with a co-etchant such as  $\text{SF}_6$ ,  $\text{Si}_2\text{F}_6$ ,  $\text{SiF}_4$  or radical species such as  $\text{SiF}_3$  and  $\text{SiF}_2$  to assist in the volatilization and removal of  $\text{Ir}(\text{X})_{1-6}$  (where X = silicon halide complex ) species from the iridium-based material on the substrate.

The etching process using the xenon halide etching agent may also be enhanced by use of inert gases. In general, ion beam-assisted, plasma-assisted or photo-assisted techniques may be employed to enhance the etching removal of the noble metal residue, as for example by decreasing the time required for removal, or increasing the extent of removal in a given time, etc..

In application to the fabrication of specific types of microelectronic device structures, the invention has illustrative utility in the fabrication of capacitor structures. There are three principal types of capacitor geometries and associated processing paths, hereafter referred to as Type 1, Type 2 and Type 3, in which the method of the present invention offers a significant economic or enabling advantage over the methods of the prior art.

Capacitor arrays in high-density memories ( $> 64 \text{ Mb}$ ) are typically made by patterning the bottom electrode prior to deposition and patterning of the dielectric and top electrode layers. This is referred to as a Type 1 structure.

For Type 1 structures, the prior art has used a combination of mechanical liquid agitation and partial dissolution of the residue to “clean up” the noble metal residues.

The process of the present invention provides an effective alternative to such prior art wet methods for removing noble metal residues from RIE-patterned bottom electrodes.

The process of the invention is also usefully applied to patterning approaches that define the entire capacitor in one step, including RIE of the entire metal-dielectric stack (Type 2) and chemical mechanical planarization, or chemical mechanical polishing, as such operation is sometimes termed (Type 3).

In chemical mechanical planarization, capacitors are formed in recesses and excess protruding dielectric and metal is removed by polishing, as more fully described in copending U.S. Application No. 08/975,366 filed November 20, 1997 in the names of Peter C. Van Buskirk and Peter S. Kirilin for "CHEMICAL MECHANICAL POLISHING OF FeFRAM CAPACITORS," the disclosure of which hereby is incorporated herein by reference in its entirety.

#### Type 1 Capacitor Structures

As mentioned, this structure is used for very high-density memories, such as those with memory density > 64Mb. Parts of the capacitor are formed on the sidewalls, with potential large increases in capacitor area.

Referring to Figure 1A of the drawings, a Type 1 capacitor array is formed over an array of transistors (not shown), which are contacted preferably by conductive plugs 1. The conductive plugs are planarized on the surface of the isolation dielectric 2, or subsequent

to capacitor formation by etching vias in which conductive plugs are formed, as shown in Figure 1A.

Next, as shown in Figure 1B, the barrier layer 3 and bottom electrode 4 are deposited, using conventional methods such as CVD or sputtering. The bottom electrode is then patterned using RIE or a similar metal etch, as illustrated in Figure 1C, prior to capacitor dielectric (high  $\epsilon$ , ferroelectric, etc.) deposition.

When the electrode is patterned using the predominantly physical mechanism of the impinging ions, involatile material that is sputtered from between the electrodes is redeposited on the sidewalls of the photoresist (or hard mask), and when the mask is removed, the redeposited layers remain. These redeposited features 5, sometimes characterized as “ears,” are surprisingly robust.

The dry etch cleaning method of the present invention is usefully applied in the fabrication of such Type 1 structure and may be advantageously implemented in-situ in the RIE reactor. As shown in Figure 1D, the isotropic nature of the dry clean etch effectively removes the ears that were formed by the highly anisotropic RIE process.

The result is smooth bottom electrodes 6 that will increase device yield because of the absence of sharp features which would if otherwise present serve to enhance E-fields in the capacitor dielectric. Subsequent processing of the capacitor may then proceed (not shown), comprising dielectric deposition, dielectric patterning, top electrode deposition

and patterning, and metallization post oxidizing bake step to complete the formation of the integrated circuit.

In this Type 1 application, the process of the present invention provides a significant economic advantage over prior art wet methods. As mentioned, prior art wet methods, although effective, result in significant decrease in device yield as well as decreased throughput.

#### Type 2 Capacitor Structures

This type of structure is illustrated in Figure 2 and is usefully employed in lower density memory arrays (<64 Mb), where the area of the capacitor allows sufficiently high capacitance or remnant polarization.

In the process flow of Figure 2, the capacitor array is formed on a planar surface of an isolation dielectric 22, over an array of transistors (not shown). The transistors in this structure are contacted by conductive plugs 21 that have been planarized using CMP or other planarization techniques that are well known in the art. The plug and dielectric structure is illustrated in Figure 2A.

In this fabrication method, the entire capacitor system of layers, including conductive barrier 23, bottom electrode 24, dielectric (high  $\epsilon$ , ferroelectric, etc.) material 25 and top electrode 26 are deposited sequentially, to produce the structure shown in Figure 2B.



The capacitors are next defined using conventional microlithography and anisotropic dry etching processes, using either 2 mask levels or 1 mask level. The use of 1 mask level is the preferred embodiment to produce the structure of Figure 2C, and is currently the most widespread technique for fabricating FeRAM capacitors.

The comparative advantages of a 2 mask process are well known, and include reducing the tendency for increased leakage currents that occur when a 1 mask approach is used. A 2 mask approach patterns the top electrode (TE) and bottom electrode (BE) to different areas (the TE is smaller), thereby reducing the chance for short circuits at the electrode edge. The 2-mask approach nonetheless is less economical than the 1 mask approach.

The method of the present invention permits the 1 mask approach to be utilized advantageously without the high level of leakage susceptibility that has been characteristic of prior art products made by such mask approach.

Due to the predominantly physical nature of the reactive ion etching process, residue collects on the sides of the capacitor structure 27, making short circuiting more likely. Additionally, sharp features ("ears") may also be present on the top edges of the top electrode 28, for the same reason as discussed hereinabove in connection with the fabrication of the Type 1 structure.

The process of the present invention is employed to remove the sidewall residue and the "ears". This process step in Figure 2D removes metallic conductive residue from the

edges of the capacitor, analogous to the use of the dry cleaning method of the invention in the fabrication of the Type 1 structure as described hereinabove.

In addition to the isotropic dry clean process, a post oxidizing bake may be performed, similar to that described above for the fabrication of the Type 1 structure. The result is a capacitor structure 29 that is formed with high yield in terms of short circuiting. In addition, the capacitor structure 29 does not have protrusions from the top edges of the top electrode. Such protrusions when present complicate the subsequent isolation of the capacitor array that is required before metallization can be carried out to complete the memory circuits of the structure.

The method of the present invention is of an enabling character in application to the fabrication of the Type 2 structure, since prior art wet methods do not effectively clean nominally planar surfaces with embedded metallic contamination.

### Type 3 Capacitor Structures

This fabrication technique is shown in the process flow schematically illustrated in Figure 3. Such fabrication technique may be utilized to completely avoid the need for RIE processes to pattern noble metals and complex oxide thin films, e.g., those comprising  $\text{PbZrTiO}_3$ ,  $\text{SrBiTiO}_3$  and  $\text{BaSrTiO}_3$ .

The Figure 3 fabrication technique can be used to fabricate either high or low-density capacitor arrays, since enhanced capacitor area can be obtained from the sidewall contribution, if the aspect ratio of the recesses (depth/width) is large enough.

Such technique can also be used to fabricate low-density memory arrays, due to the inherent economic advantages of this methodology in minimizing the patterning complexity and the number of steps.

The capacitor array in the Figure 3 fabrication method is formed on a planar surface of an isolation dielectric 32, over an array of transistors (not shown), which are contacted by the conductive plugs 31 illustrated in Figure 3A. In this fabrication technique, capacitor recesses 33 are formed in a conventional dielectric material 34 ( $\text{SiO}_2$  or  $\text{Si}_3\text{N}_4$ , for example).

The capacitor recesses are aligned over the conductive plugs 31, as shown in Figure 3B. The capacitor recesses 33 will correspond to self-aligned capacitors over such conductive plugs once the patterning of the capacitors is completed.

The entire capacitor system of layers is then deposited sequentially to form the structure shown in Figure 3C. The respective layers include conductive barrier 35, bottom electrode 36, dielectric (high  $\epsilon$ , ferroelectric, etc.) material 37, and top electrode 38.

The individual capacitors are next defined by chemical mechanical polishing (CMP) of the entire layer system to yield the structure shown in Figure 3D. Once the structure is formed by CMP there may be significant metal contamination 39 along the edges of the capacitor on the top surface (which has been planarized) that will result in short circuiting of the capacitor if not removed from the structure. Such metallic contamination is typically due to incomplete removal and smearing of noble metal electrode material during the chemical mechanical polishing operation.

The process of the present invention next is utilized to remove the conductive metallic residue, to produce the structure as shown in Figure 3E, and thereby allow the capacitors to function as intended.

In addition to the isotropic dry clean process, a post oxidizing bake may be employed to heal surface and/or subsurface damage to the dielectric (high  $\epsilon$ , ferroelectric, etc.) material. Such damage may be either chemical or physical in nature. The post oxidizing bake thereby imparts optimum insulating or ferroelectric properties (depending on the material of construction) to the dielectric material.

The result is a capacitor structure 40 shown in Figure 3E that is formed with high yield (in terms of non-short circuiting device elements), in a highly economical manner. In this application (the fabrication of Type 3 structures), the process of the present invention is enabling in character, since wet cleaning methods of the prior art do not work well to clean planar surfaces with embedded metallic contamination.

Accordingly, while the invention has been described herein with reference to specific features, aspects and embodiments, it will be recognized that the invention may be widely varied, and that numerous other variations, modifications and other embodiments will readily suggest themselves to those of ordinary skill in the art. Accordingly, the ensuing claims are to be broadly construed, as encompassing all such other variations, modifications and other embodiments, within their spirit and scope.

## **THE CLAIMS**

1. A method for removing from a microelectronic device structure a noble metal residue including at least one metal selected from the group consisting of platinum, palladium, iridium and rhodium, the method comprising contacting the microelectronic device structure with a gas-phase reactive halide composition to remove the residue.
2. The method according to claim 1, wherein the reactive halide composition comprises  $\text{XeF}_2$ .
3. The method according to claim 1, wherein the reactive halide composition is selected from the group consisting of  $\text{SF}_6$ ,  $\text{SiF}_4$ , and  $\text{Si}_2\text{F}_6$ .
4. The method according to claim 1, wherein the reactive halide composition is selected from the group consisting of  $\text{SiF}_2$  and  $\text{SiF}_3$  radicals.
5. The method according to claim 1, wherein the contacting is carried out at a temperature from about  $-50^\circ\text{C}$  to  $200^\circ\text{C}$ .
6. The method according to claim 1, wherein the microelectronic device structure is disposed in a chamber, further comprising: evacuating the chamber, filling the chamber with a cleaning gas comprising the reactive halide composition, and retaining the reactive

halide composition in the chamber to react with the residue, to effect removal of the noble metal residue from the microelectronic device structure.

7. The method according to claim 6, wherein the pressure of the chamber upon evacuation is less than or equal to 50 mTorr, the cleaning gas is at a pressure from about 50 mTorr to about 2 Torr, and the reaction time for each fill of cleaning gas in the chamber is from about 10 seconds to 10 minutes.

8. The method according to claim 1, wherein the microelectronic device structure is disposed in a chamber, and a cleaning gas comprising the reactive halide composition is continuously flowed through the chamber to effect the removal of the noble metal residue from the microelectronic device structure.

9. The method according to claim 8, wherein the reactive halide composition is at a vapor pressure from about 50 mTorr to about 2 Torr, and the cleaning gas through the chamber has a flow rate from about 1 standard cubic centimeter per minute to 10 standard liters per minute.

10. The method according to claim 1, wherein the gas-phase reactive halide composition comprises  $\text{XeF}_2$  and the reactive halide composition comprising  $\text{XeF}_2$  is generated by an inherent vapor pressure of  $\text{XeF}_2$ .

11. The method according to claim 1, wherein the gas-phase reactive halide

composition comprises  $\text{XeF}_2$  and the reactive halide composition comprising  $\text{XeF}_2$  is generated by sublimation of solid crystalline  $\text{XeF}_2$ .

12. The method according to claim 1, wherein the gas-phase reactive halide composition is selected from the group consisting of  $\text{SiF}_2$  and  $\text{SiF}_3$  radicals and the reactive halide composition is generated by reaction of  $\text{XeF}_2$  with silicon.

13. The method according to claim 1, wherein the gas-phase reactive halide composition is selected from the group consisting of  $\text{SiF}_2$  and  $\text{SiF}_3$  radicals and the reactive halide composition is generated by passing  $\text{SiF}_4$  through an energetic dissociation source.

14. The method according to claim 13, wherein the energetic dissociation source is selected from the group consisting of a plasma source, an ion source, an ultra violet source and a laser source.

15. The method according to claim 1, wherein the noble metal residue comprises platinum.

16. The method according to claim 1, wherein the noble metal residue comprises palladium.



17. The method according to claim 1, wherein the noble metal residue comprises iridium.

18. The method according to claim 1, wherein the noble metal residue comprises rhodium.

19. The method according to claim 1, wherein the noble metal residue comprises iridium and a cleaning gas comprising the reactive halide composition  $\text{XeF}_2$ .

20. The method according to claim 19, further comprising, contacting the microelectronic device structure with a cleaning enhancement agent to assist in volatilizing and removing the noble metal residue on the microelectronic device structure.

21. The method according to claim 20, wherein the cleaning enhancement agent is selected from the group consisting of Lewis-base adducts and electron back-bonding species.

22. The method according to claim 20, wherein the cleaning enhancement agent is selected from the group consisting of carbon monoxide, trifluorophosphine, and trialkylphosphines.

23. The method according to claim 22 wherein the cleaning enhancement agent

comprises an iridium halide species selected from the group consisting of  $\text{Ir}(\text{X})_1$ ,  $\text{Ir}(\text{X})_3$ ,  $\text{Ir}(\text{X})_4$  and  $\text{Ir}(\text{X})_6$ , wherein X represents the halide of the reactive halide composition.

24. The method according to claim 19, wherein the cleaning gas further comprising a gas phase reactive halide species selected from the group consisting of  $\text{SF}_6$ ,  $\text{SiF}_4$ ,  $\text{Si}_2\text{F}_6$  and  $\text{SiF}_2$  and  $\text{SiF}_3$  radicals and the microelectronic device structure, is further contacted with a cleaning enhancement agent.

25. The method according to claim 24, wherein the cleaning enhancement agent is selected from the group consisting of Lewis-base adducts and electron back-bonding species.

26. The method according to claim 24, wherein the cleaning enhancement agent is selected from the group consisting of carbon monoxide, trifluorophosphine, and trialkylphosphines.

27. The method according to claim 24 wherein the cleaning enhancement agent comprises an iridium halide species from the group consisting of  $\text{Ir}(\text{X})_1$ ,  $\text{Ir}(\text{X})_3$ ,  $\text{Ir}(\text{X})_4$  and  $\text{Ir}(\text{X})_6$ , wherein X represents the halide of the reactive halide composition.

28. The method according to claim 1, wherein the contacting of the microelectronic device structure with the gas phase reactive halide composition is carried out with a

cleaning enhancement agent and the contacting comprises an enhancement step selected from the group consisting of:

- (a) providing an inert gas in the cleaning enhancement agent;
- (b) carrying out the contacting in an ion-beam-assisted manner;
- (c) carrying out the contacting in a plasma-assisted manner;
- (d) carrying out the contacting in a photo-assisted manner and
- (e) carrying out the contacting in a laser assisted manner.

29. The method according to claim 1, wherein the noble metal residue comprises iridium, and carbon monoxide is present in the contacting.

30. The method according to claim 1, wherein a hexafluoride compound of the noble metal is present in the contacting.

31. The method according to claim 1, wherein a silicon fluoride compound is present in the contacting.

32. The method according to claim 1, wherein the noble metal residue comprises iridium, and  $\text{IrF}_6$  is present in the contacting.

33. The method according to claim 1, wherein a Lewis base ligand is present in said contacting, to enhance the removal of the noble metal residue.

34. The method according to claim 1, wherein the microelectronic device structure comprises a capacitor.

35. The method according to claim 34, wherein the capacitor is selected from the group consisting of a Type 1-capacitor structure, a Type 2-capacitor structure and a Type 3-capacitor structure.

36. The method according to claim 1, wherein the contacting of the microelectronic device structure with the reactive halide composition is conducted after reactive ion etching of a noble metal electrode film on the microelectronic device structure.

37. The method according to claim 1, wherein the contacting of the microelectronic device structure with the reactive halide composition is conducted after chemical mechanical polishing of a noble metal electrode film on the microelectronic device structure.

38. The method according to claim 1, wherein the microelectronic device structure comprises a patterned bottom electrode of a capacitor structure, and the contacting is carried out after patterning of the bottom electrode.

39. The method according to claim 1, wherein the microelectronic device structure comprises a Type 2 capacitor structure, and the contacting comprises removing sidewall residue and ears of the capacitor structure.

40. The method according to claim 1, wherein the microelectronic device structure comprises a Type 3 capacitor structure, and the contacting is carried out to remove residue from a chemical mechanical polishing of the Type 3-capacitor structure.

41. A method for removing from a microelectronic device structure a noble metal residue including at least one metal selected from the group consisting of platinum, palladium, iridium and rhodium, the method comprising contacting the microelectronic device structure with gas-phase  $\text{XeF}_2$  to at least partially remove the noble metal residue.

42. The method according to claim 41, wherein the contacting is carried out at a temperature from about  $-50^\circ\text{C}$  to about  $200^\circ\text{C}$ .

43. The method according to claim 41 wherein elemental silicon is present with the gas-phase  $\text{XeF}_2$  in said contacting.

44. The method according to claim 41, wherein the microelectronic device structure is disposed in a chamber, further comprising evacuating the chamber, filling the chamber with a cleaning gas comprising  $\text{XeF}_2$ , and retaining the cleaning in the chamber to react

with the residue, to effect the removal of the noble metal residue from the microelectronic device structure.

45. The method according to claim 44, wherein the pressure of the chamber upon evacuation is less than or equal to 50 mTorr, the cleaning gas is at a pressure from about 50 mTorr to about 2 Torr, and the reaction time for each fill of cleaning gas is from about 10 seconds to about 10 min.

46. The method according to claim 44, wherein elemental silicon is present in the chamber.

47. The method according to claim 41, wherein the microelectronic device structure is disposed in a chamber, and the cleaning gas comprising a gas phase reactive halide composition selected from the group consisting of  $\text{SF}_6$ ,  $\text{SiF}_4$  and  $\text{Si}_2\text{F}_6$ , is continually flowed through the chamber, in combination with an energetic dissociation source.

49. The method according to claim 47, wherein the energetic dissociation source is selected from the group consisting of a plasma source, an ion source, an ultra violet source and a laser source.

50. The method according to claim 46, wherein the gas phase reactive halide composition is selected from the group of radicals consisting of  $\text{SiF}_2$  and  $\text{SiF}_3$ .

51. The method according to claim 47, wherein the gas phase reactive halide composition is selected from the group of radicals consisting of  $\text{SiF}_2$  and  $\text{SiF}_3$ .


## **ABSTRACT OF THE DISCLOSURE**

A method for removing from a microelectronic device structure a noble metal residue including at least one metal selected from the group consisting of platinum, palladium, iridium and rhodium, by contacting the microelectronic device structure with a cleaning gas including a reactive halide composition, e.g.,  $\text{XeF}_2$ ,  $\text{SF}_6$ ,  $\text{SiF}_4$ ,  $\text{Si}_2\text{F}_6$  or  $\text{SiF}_3$  and  $\text{SiF}_2$  radicals. The method may be carried out in a batch-cleaning mode, in which fresh charges of cleaning gas are successively introduced to a chamber containing the residue-bearing microelectronic device structure. Each charge is purged from the chamber after reaction with the residue, and the charging/purging is continued until the residue has been at least partially removed to a desired extent. Alternatively, the cleaning gas may be continuously flowed through the chamber containing the microelectronic device structure, until the noble metal residue has been sufficiently removed.



Figure 1 consists of four schematic diagrams labeled A, B, C, and D, illustrating the steps of a microfluidic device fabrication process.   
 Diagram A shows a rectangular substrate with a central channel (1) and side channels (2).   
 Diagram B shows the addition of a top layer (4) and a thin layer (3) on the top surface.   
 Diagram C shows the top layer (4) etched away, leaving a central well (5) and side channels (3).   
 Diagram D shows the final layer (6) added, completing the device structure.

### Figure 1



**Figure 2**

Figure 1 consists of five cross-sectional views, labeled A through E, illustrating the stages of a semiconductor device's construction:

- A:** Shows a substrate with a central region 31 and side regions 32.
- B:** Shows a layer 33 deposited over the substrate, with a central opening.
- C:** Shows a complex structure with multiple layers (35, 36, 37, 38) and a central opening.
- D:** Shows a structure with a central opening and a layer 39.
- E:** Shows a structure with a central opening and a layer 40.

### Figure 3

---

**DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION**


---

As a below-named inventor, I hereby declare that my residence, post office address and citizenship are as stated below next to my name.

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled **"ISOTROPIC DRY CLEANING PROCESS FOR NOBLE METAL INTEGRATED CIRCUIT STRUCTURES"**, the specification of which

(check one) ☒ is attached hereto.  
☐ was filed on \_\_\_\_\_ as Application Serial No. \_\_\_\_\_  
☐ and was amended \_\_\_\_\_ (if applicable).

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations, §1.56(a).

I hereby claim foreign priority benefits under Title 35, United States Code, §119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed.

Prior Foreign Application(s)

Priority Claimed  
☐ Yes ☒ No

\_\_\_\_\_  
 (Number) (Country) (Day/Month/Year Filed)

I hereby claim the benefit under Title 35, United States Code, §120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this specification is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, §112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, § 1.56(a) which occurred between the filing date of the prior application and the national or PCT international filing date of this application.

\_\_\_\_\_  
 (Application Number) (Filing Date) (Status-Patented, Pending, abandoned)

I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith:

**STEVEN J. HULTQUIST, REG. NO. 28,021**


**OLIVER A. ZILTSMANN, REG. NO. 38,691**

All correspondence in connection with this application should be sent to:

**Steven J. Hultquist**  
**Intellectual Property/Technology Law**  
**P. O. Box 14329**  
**Research Triangle Park, NC 27709**  
**Telephone: (919) 990-9531**

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements are made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full Name of first inventor : **PETER C. VAN BUSKIRK**


Inventor's Signature  Date 6/8/98

Residence: 18 Poverty Hollow Road, Newtown, and CT 06470

Citizenship: USA

Post Office Address: 18 Poverty Hollow Road, Newtown, and CT 06470

Full Name of second inventor : **FRANK DiMEO, JR.**

Inventor's Signature  Date 6/8/98

Residence: 126 Willow Springs, New Milford, CT 06776

Citizenship: USA

Post Office Address: 126 Willow Spring, New Milford, CT 06776

Full Name of third inventor : **PETER C. KIRLIN**


Inventor's Signature  Date 6/8/98

Residence: 25 Equestrian Ridge Road, Newtown, CT 06470

Citizenship: USA

Post Office Address: 25 Equestrian Ridge Road, Newtown, CT 06470

Full Name of forth inventor : **THOMAS H. BAUM**

Inventor's Signature  Date 6-8-98

Residence: 2 Handol Lane, New Fairfield, CT 06812

Citizenship: USA

Post Office Address: 2 Handol Lane, New Fairfield, CT 06812

Applicant or Patentee: Peter C. Van Buskirk, Frank DiMeo, Jr., Peter S. Kirlin, and Thomas H. Baum  
 For: **"ISOTROPIC DRY CLEANING PROCESS FOR NOBLE METAL  
 INTEGRATED CIRCUIT STRUCTURES"**

**VERIFIED STATEMENT (DECLARATION) CLAIMING SMALL ENTITY STATUS**

**(37 CFR 1.9(f) and 1.27(c)) - SMALL BUSINESS CONCERN**

I hereby declare that I am an official of the small business concern empowered to act on behalf of the concern identified below:

**ATMI, Inc.  
 7 Commerce Drive  
 Danbury, CT 06810**

I hereby declare that the above identified small business concern qualifies as a small business concern as defined in 13 CFR 121.3-18, and reproduced in 37 CFR 1.9(d), for purposes of paying reduced fees under section 41(a) and (b) of Title 35, United States Code, in that the number of employees of the concern, including those of its affiliates, does not exceed 500 persons. For purposes of this statement, (1) the number of employees of the business concern is the average over the previous fiscal year of the concern of the persons employed on a full-time, part-time or temporary basis during each of the pay periods of the fiscal year, and (2) concerns are affiliates of each other when, either directly or indirectly, one concern controls or has the power to control the other, or a third party or parties controls or has the power to control both.

I hereby declare that rights under contract or law have been conveyed to and remain with the small business concern identified above with regard to the invention, described in

☒ the specification filed herewith  
☐ application serial no. \_\_\_\_\_, filed \_\_\_\_\_  
☐ patent no. \_\_\_\_\_, issued \_\_\_\_\_

If the rights held by the above identified small business concern are not exclusive, each individual, concern or organization having rights to the invention is listed below\* and no rights to the invention are held by any person, other than the inventor, who could not qualify as a small business concern under 37 CFR 1.9(d) or by any concern which would not qualify as a small business concern under 37 CFR 1.9(d) or a nonprofit organization under 37 CFR 1.9(e). \*Note: Separate verified statements are required from each named person, concern or organization having rights to the invention averring to their status as small entities. (37 CFR 1.27)

☒ No such person, concern or organization exists.

I acknowledge the duty to file, in this application or patent, notification of any change in status resulting in loss of entitlement to small entity status prior to paying, or at the time of paying, the earliest of the issue fee or any maintenance fee due after the date of which status as a small entity is no longer appropriate. (37 CFR 1.28(b))

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under section 1001 or Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application, any patent issuing thereon, or any patent to which this verified statement is directed.

NAME OF PERSON SIGNING:

Oliver A. Zitzmann

TITLE OF PERSON OTHER THAN OWNER:

Chief Patent Counsel

ADDRESS OF PERSON SIGNING:

7 Commerce Drive, Danbury CT 06810

Signature




Date

6/8/98

# United States Patent & Trademark Office

Office of Initial Patent Examination -- Scanning Division



## Application deficiencies found during scanning:

1. Application papers are not suitable for scanning and are not in compliance with 37 CFR 1.52 because:
  - ☐ All sheets must be the same size and either A4 (21 cm x 29.7 cm) or 8-1/2" x 11".  
Pages \_\_\_\_\_ do not meet these requirements.
  - ☐ Papers are not flexible, strong, smooth, non-shiny, durable, and white.
  - ☐ Papers are not typewritten or mechanically printed in permanent ink on one side.
  - ☐ Papers contain improper margins. Each sheet must have a left margin of at least 2.5 cm (1") and top, bottom and right margins of at least 2.0 cm (3/4").
  - ☐ Papers contain hand lettering.
2. Drawings are not in compliance and were not scanned because:
  - ☐ The drawings or copy of drawings are not suitable for electronic reproduction.
  - ☐ All drawings sheets are not the same size. Pages must be either A4 (21 cm x 29.7 cm) or 8-1/2" x 11".
  - ☐ Each sheet must include a top and left margin of at least 2.5 cm (1"), a right margin of at least 1.5 cm (9/16") and a bottom margin of at least 1.0 cm (3/8").
3. Page(s) \_\_\_\_\_ are not of sufficient clarity, contrast and quality for electronic reproduction.
4. Page(s) \_\_\_\_\_ are missing.
5. OTHER: NO Drawings